History of VHDL
Naming Conventions
Libraries and packages
Entities
Entity Declaration
Entity Example
Ports
Architectures
Architecture declaration
Architecture example
Configurations
Signals
Signal representation
Multivalued logic representation
Built in data types
Synthesis vs simulation
Logical operators
Assignment statements
Process statements
D Flip flop example code
Finite state machine(FSM)
Finite state machine example
Combinational circuit example code
Quad 2 input MUX example
Seven segment display controller
8 Bit register
32 bit counter
Design a synthesizable VHDL specification of a 8-bit register with an enable signal and an asynchronous reset signal
The block diagram of the 8-bit register is shown below:
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY dregister IS
PORT( rst, clk, ena : IN std_logic;
d : IN std_logic_vector(7 DOWNTO 0);
q : OUT std_logic_vector(7 DOWNTO 0) ); END dregister;
ARCHITECTURE synthesis1 OF dregister IS BEGIN
PROCESS (rst, clk) BEGIN
IF (rst = 1) THEN
q <= X00;
ELSIF (clkEVENT) AND (clk = 1) THEN IF (ena = 1) THEN
q <= d;
END IF;
END PROCESS;
END synthesis1;
END IF;
Want To Know more with
Video ???
Contact for more learning: webmaster@freehost7com